可能感興趣的商品

最近瀏覽過的商品

pic

Incisive Software Extensions

廠商：
Cadence
類別：
系統(tǒng)設(shè)計與驗證
包裝：
-
封裝：
-
無鉛情況/ROHS：
-
描述：
通過指標(biāo)為導(dǎo)向的技術(shù)來提供高效的，高質(zhì)量的，可預(yù)測性優(yōu)勢，用于軟/...

我要詢價我要收藏

  • 參數(shù)
  • 文檔
參數(shù) 數(shù)值
Application Brief
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Modeling for Stimulus Generation, EZ-start Guide
Cadence Article
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Interview: Closing in on Profitability with Leading-Edge Verification Practices
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Interview: Verification Planning and Management Methodology Focuses on All the Right Things
Conference Paper
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Apples versus Apples HVL Comparison Finally Arrives Conference Paper Presented at DVCon 2010
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Building a SystemVerilog Universal Verification Component with the Incisive Plan-to-Closure Methodology
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Coverage-Driven AMS Verification of a 4Mb Z-RAM Macro
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Developing a Gigabit Ethernet VIP Using The Plan-to-Closure Methodology Featuring SystemVerilog
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Functional Closure using the Plan-to-Closure Methodology
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Implementing an Automated Checking Scheme for a Video-Processing Device
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Integrating Design IP and Verification IP to Ensure Quality and Predictability
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Mixed Signal Verification of Dynamic Adaptive Power Conference Paper Presented at DVCon 2010
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Module- or Class-Based URM? A Pragmatic Guide to Creating Verification Environments in SystemVerilog
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Plan-to-Silicon: Functional Test Automation using the Incisive Platform and Plan-to-Closure Methodology
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Verification Test Sequence Reuse from Block to System within Incisive Plan-to-Closure Methodology
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Where OOP Falls Short of Hardware Verification Needs Conference Paper Presented at DVCon 2010
Release Information
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Interview: By Popular Demand—SystemVerilog Open Verification Methodology
Technical Paper
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Developing a Gigabit Ethernet VIP Using the Plan to Closure Methodology Featuring SystemVerilogpdf
White Paper
文檔名稱 文檔類型 軟件 描述
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Enterprise System-Level (ESL) Verification Solution Beyond "First Silicon Success" White Paper
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Metric-Driven Verification Ensures Software Development Quality White Paper
Incisive Software ExtensionsPDF下載 點擊下載 點擊下載 Power-Aware Verification Spans IC Design Cycle White Paper